

# phyCORE-PXA270

Hardware Manual

**Edition Juni 2008** 

A product of a PHYTEC Technology Holding company

In this manual are descriptions for copyrighted products that are not explicitly indicated as such. The absence of the trademark ( $^{TM}$ ) and copyright (©) symbols does not imply that a product is not protected. Additionally, registered patents and trademarks are similarly not expressly indicated in this manual.

The information in this document has been carefully checked and is believed to be entirely reliable. However, PHYTEC Messtechnik GmbH assumes no responsibility for any inaccuracies. PHYTEC Messtechnik GmbH neither gives any guarantee nor accepts any liability whatsoever for consequential damages resulting from the use of this manual or its associated product. PHYTEC Messtechnik GmbH reserves the right to alter the information contained herein without prior notification and accepts no responsibility for any damages which might result.

Additionally, PHYTEC Messtechnik GmbH offers no guarantee nor accepts any liability for damages arising from the improper usage or improper installation of the hardware or software. PHYTEC Messtechnik GmbH further reserves the right to alter the layout and/or design of the hardware without prior notification and accepts no liability for doing so.

	EUROPE	NORTH AMERICA
Address:	PHYTEC Technologie Holding AG Robert-Koch-Str. 39 D-55129 Mainz GERMANY	PHYTEC America LLC 203 Parfitt Way SW, Suite G100 Bainbridge Island, WA 98110 USA
Ordering Information:	+49 (800) 0749832 order@phytec.de	1 (800) 278-9913 sales@phytec.com
Technical Support:	+49 (6131) 9221-31 support@phytec.de	1 (800) 278-9913 support@phytec.com
Fax:	+49 (6131) 9221-33	1 (206) 780-9135
Web Site:	http://www.phytec.de	http://www.phytec.com

© Copyright 2006 PHYTEC Messtechnik GmbH, D-55129 Mainz.

Rights - including those of translation, reprint, broadcast, photomechanical or similar reproduction and storage or processing in computer systems, in whole or in part - are reserved. No reproduction may occur without the express written consent from PHYTEC Messtechnik GmbH.

Edition Juni 2008

Pref	ace	1
1	Introduction	3
	1.1 Block Diagram	7
	1.2 View of the phyCORE-PXA270	8
2	Pin Description	10
3	Jumper	19
4	Power System and Reset Behavior	
5	VCore Supply Voltage	
6	System Memory	
	6.1 Memory Model Following Reset	29
	6.2 Runtime Memory Model with the U-Boot Loader	
	6.3 SDRAM Memory (U13/U15)	31
	6.4 Flash Memory (U10/U12)	33
	6.5 External Address and Data Bus	
7	Ethernet Controller (U17)	35
8	PCMCIA Connection	
9	CAN Controller (U22)	
10	phyCORE LEDs	
11	LCD Connection	
12	Serial Memory	43
	12.1 I <sup>2</sup> C EEPROM (U4)	43
	12.2 MultiMedia Card (MMC)	44
13	Serial Interfaces	46
	13.1 RS-232 Interface	46
	13.2 AC97 Interface	
	13.2.1 GPIO Expander (U2)	49
	13.3 Real-Time Clock RTC-8564 (U20)	51
	13.4 JTAG Interface	
14	Technical Specifications	53
15	Hints for Handling the Module	56
16	U-Boot Boot Loader	57
	16.1 Initializing the phyCORE-PXA270	57
	16.2 Communication with U-Boot	61
	16.3 V Important U-Boot Commands	62
17	Revision History	64
Inde		65

# **Index of Figures**

Figure 1:	Block Diagram phyCORE-PXA2707
Figure 2:	View of the phyCORE-PXA270 (Top), PCB Revision 1235.2 8
Figure 3:	Pinout of the phyCORE-PXA270 (Top View)10
Figure 4:	Location of the Jumpers (Controller Side) 19
Figure 5:	Location of the Jumpers (Connector Side) 20
Figure 6:	Numbering of the Jumper Pads
Figure 7:	SDRAM 32-128 MB Connection to PXA270
Figure 8:	SDRAM 128-256 MB Connection to PXA270 31
Figure 9:	Flash Connection to PXA270
Figure 10:	Decoupling the Address/Data Bus for External Connections . 34
Figure 11:	Ethernet Connection to PXA270
Figure 12:	PCMCIA Connection to phyCORE-PXA270 38
Figure 13:	CAN Controller Connection
Figure 14:	phyCORE-PXA270 LEDs 40
Figure 15:	LCD Connection to phyCORE-PXA270
Figure 16:	MMC Connector on the phyCORE-PXA27044
Figure 17:	FF-UART Connection
Figure 18:	BT-UART Connection
Figure 19:	STD_UART Connection 47
Figure 20:	AC97 Interface with Wolfson
Figure 21:	MAX7301/ MAX6957 Connection 49
Figure 22:	Physical Dimensions

# **Index of Tables**

Table 1:	Pinout of the phyCORE-connector X1	18
Table 2:	Jumper Settings	25
Table 3:	Jumper J2 for Vcore Supply Voltage	28
Table 4:	Boot Configuration via BOOT_SEL Pin	29
Table 5:	/CS05 Init Values	30
Table 6:	SDRAM Configuration	32
Table 7:	SDRAM Init values	32
Table 8:	SDRAM Address Ranges	32
Table 9:	Flash Configuration	33
Table 10:	Flash Address Ranges	33
Table 11:	Ethernet Controller Interrupt Signal Connection	35
Table 12:	Ethernet Controller /CS Signal Connection	36
Table 13:	Ethernet Controller READY Output Connection	36
Table 14:	Ethernet Controller Memory Interface Connection	36
Table 15:	Ethernet Controller Memory Interface Connection	36
Table 16:	Memory Area Ethernet Controller	37
Table 17:	CAN Controller Interrupt Signal	39
Table 18:	RUN LED (Yellow) D6	40
Table 19:	BUSY LED (Red) D7	41
Table 20:	Jumper Configuration J10/J11 for Serial Memory at U4	43
Table 21:	Technical Data for Serial Memory at U4	43
Table 22:	MultiMedia Card VMMC Configuration	44
Table 23:	MultiMedia Card Detect Configuration	45
Table 24:	MultiMedia Card WriteProtect Configuration	45
Table 25:	MultiMedia Card Data Bus Configuration	45
Table 26:	SPI /CS Signal for MAX7301/ MAX6957	50
Table 27:	Interrupt Signal MAX7301 / MAX6957	50

© PHYTEC Messtechnik GmbH 2008 L-667e\_3

Table 28:	JTAG Interface	52
Table 29:	Technical Data	54
Table 30:	U-Boot Memory Configuration	57
Table 31:	Port Configuration GPIO0-39	58
Table 32:	Port Configuration GPIO40-80	59
Table 33:	Port Configuration GPIO81-121	60
Table 34:	RS-232 Connection to Host-PC	61

# Preface

This phyCORE-PXA270 Hardware Manual describes the board's design and functions. Precise specifications for the Intel PXA270 microcontroller series can be found in the enclosed PXA270 microcontroller Data-Sheet/User's Manual. If software is included please also refer to additional documentation for this software.

In this hardware manual and in the attached schematics, low active signals are denoted by a "/" in front of the signal name (i.e.: /OE). A "0" indicates a logic-zero or low-level signal, while a "1" represents a logic-one or high-level signal.

# Declaration regarding Electro Magnetic Conformity of the PHYTEC phyCORE-PXA270

PHYTEC Single Board Computers (henceforth products) are designed for installation in electrical appliances or as dedicated Evaluation Boards (i.e.: for use as a test and prototype platform for hardware/software development) in laboratory environments.

#### Note:

PHYTEC products lacking protective enclosures are subject to damage by ESD and, hence, may only be unpacked, handled or operated in environments in which sufficient precautionary measures have been taken in respect to ESD dangers. It is also necessary that only appropriately trained personnel (such as electricians, technicians and engineers) handle and/or operate these products. Moreover, PHYTEC products should not be operated without protection circuitry if connections to the product's pin header rows are longer than 3 m. PHYTEC products fulfill the norms of the European Union's Directive for Electro Magnetic Conformity only in accordance to the descriptions and rules of usage indicated in this hardware manual (particularly in respect to the pin header rows or connectors, power connector and serial interface to a host-PC).

Implementation of PHYTEC products into target devices, as well as user modifications and extensions of PHYTEC products, is subject to renewed establishment of conformity to, and certification of, Electro Magnetic Directives. Users should ensure conformance following any modifications to the products as well as implementation of the products into target systems.

The phyCORE-PXA270 is one of a series of PHYTEC Single Board Computers that can be populated with different controllers and, hence, offers various functions and configurations. PHYTEC supports common 8-, 16- and selected 32-bit controllers on two types of Single Boards Computers:

- (1) as the basis for Rapid Development Kits which serve as a reference and evaluation platform
- (2) as insert-ready, fully functional micro-, mini- and phyCORE OEM modules, which can be embedded directly into the user's peripheral hardware, design.

PHYTEC's microcontroller modules allow engineers to shorten development horizons, reduce design costs and speed project concepts from design to market.

# **1** Introduction

The phyCORE-PXA270 belongs to PHYTEC's phyCORE Single Board Computer module family. The phyCORE SBCs represent the continuous development of PHYTEC Single Board Computer technology. Like its mini-, micro- and nanoMODUL predecessors, the phyCORE boards integrate all core elements of a microcontroller system on a sub-miniature board and are designed in a manner that ensures their easy expansion and embedding in peripheral hardware developments.

As independent research indicates that approximately 70 % of all EMI (Electro Magnetic Interference) problems stem from insufficient supply voltage grounding of electronic components in high frequency environments the phyCORE board design features an increased pin package. The increased pin package allows dedication of approximately 20 % of all pin header connectors on the phyCORE boards to Ground. This improves EMI and EMC characteristics and makes it easier to design complex applications meeting EMI and EMC guidelines using phyCORE boards even in high noise environments.

phyCORE boards achieve their small size through modern SMD technology and multi-layer design. In accordance with the complexity of the module, 0402-packaged SMD and laser-drilled Microvias components are used on the boards, providing phyCORE users with access to this cutting edge miniaturization technology for integration into their own design.

The phyCORE-PXA270 is a subminiature (70 x 57 mm) insert-ready Single Board Computer populated with Intel's Xscale PXA270 microcontroller. Its universal design enables its insertion in a wide range of embedded applications. All controller signals and ports extend from the controller to high-density (0.635 mm) Molex pin header connectors aligning two sides of the board, allowing it to be plugged like a "big chip" into a target application. Precise specifications for the controller populating the module can be found in the applicable controller User's Manual or Data Sheet. The descriptions in this manual are based on the PXA270 controller. No description of compatible microcontroller derivative functions is included, as such functions are not relevant for the basic functioning of the phyCORE-PXA270.

#### The phyCORE-PXA270 offers the following features:

- Single Board Computer in subminiature form factor (70 x 57 mm) according to phyCORE specifications
- All applicable controller and other logic signals extend to two high-density 160-pin Molex connectors
- Processor: Intel XScale PXA270 max. 520 MHz clock

# • PXA270 Core Features:

- 32-bit ARM<sup>TM</sup> Core Version 5TE ISA compilant
  - ARM thumb instruction support
  - ARM DSP enhanced instructions
- Intel Media Processing Technology
  - Enhanced 16-bit multiply
  - 40-bit accumulator
- Intel Wireless MMX Coprocessing Technology
  - SSE Instuctions set
  - 64-bit architecture with 16 Regsiters
- 32 kB data und 32 kB instructions cache
- 2 kB mini data und 2 kB mini instructions cache
- 256 kB on-chip SRAM
- Instructions and Data Memory Management Unit
- Branch target buffer
- Debug Capability via JTAG Port
- 0-520 MHz CPU speed
- Low-power consuption and high performance
- Special I<sup>2</sup>C Powermanagement bus

#### • PXA270 System Features:

- Memory controller with DMA
  - 4 \* SDRAM 64 MB each
  - 4(5) \* SRAM, FLASH ROM (4 of which sync.)
- Clock and Power Controllers
- USB Client Interface and Host Interface
- 2 \* PCMCIA / Compact Flash
- 2 \* MMC/SD Card resp. SD card and MemoryStick
- Interface for SIM-Cards
- LCD controller
- Matrix Keyboard Controller
- Quick Capture Interface for CMOS image sensor
- AC97 / I<sup>2</sup>C controller
- 4 UARTs
- Synchronous Serial Protocol ports (SSP and NSSP)
- I<sup>2</sup>C interface
- Mobile Scalable Link for Highspeed Communication
- 4 \* PWM
- RTC
- OS timer
- General purpose I/O pins (GPIO)
- Interrupt control

#### • phyCORE-PXA270 Memory Configuration<sup>1</sup>:

- SDRAM: 64 MByte (128 MByte) 32-bit 100 MHz
- Flash-ROM: 32 MByte (8 MByte, 16 MByte, 64 MByte) synchronous/ asynchronous 32-bit (16-bit)
- I<sup>2</sup>C EEPROM 4 kByte

<sup>&</sup>lt;sup>1</sup> Please contact PHYTEC for more information about additional module configuration options.

#### • phyCORE-PXA270 Features:

- Power supply for PLL, on-chip SRAM CAN and Core power control via IPM Controller
- Reset control for module and periphery ICs
- SJA1000 CAN controller
- 10/100Mbps LAN91C111 Ethernet controller, 32-bit
- Configuration storage EEPROM for Ethernet controller
- MAX7301 / MAX6957 GPIO expander
- Full RS-232 transceiver for FF-UART
- Real-Time Clock RTC8564 with wakeup function
- External battery backup for RTC
- 2.0 mm JTAG port on module edge
- Multi-Media card connector
- Two indicator LEDs for system information
- All required Chip Select signals and interrupts can be configured via jumpers on the module

#### • phyCORE-PXA270 Operating Systems:

- Linux
- WinCE 5.0

# 1.1 Block Diagram



Figure 1: Block Diagram phyCORE-PXA270

# 1.2 View of the phyCORE-PXA270



Figure 2: View of the phyCORE-PXA270 (Top), PCB Revision 1235.2



Figure 3: View of the phyCORE-PXA270 (Bottom), PCB Revision 1235.2

# 2 Pin Description

Please note that all module connections are not to exceed their expressed maximum voltage or current. Maximum signal input values are indicated in the corresponding controller manuals/data sheets. As damage from improper connections varies according to use and application, it is the user's responsibility to take appropriate safety measures to ensure that the module connections are protected from overloading through connected peripherals.

As *Figure 3* indicates, all controller signals extend to surface mount technology (SMT) connectors (0.635 mm) lining two sides of the module (referred to as phyCORE-connector). This allows the phyCORE-PXA270 to be plugged into any target application like a "big chip".



Figure 3: Pinout of the phyCORE-PXA270 (Top View)

Many of the controller port pins accessible at the edges of the board have been assigned alternate functions that can be activated via software. Table 1 provides an overview of the pinout of the phyCOREconnector, as well as descriptions of possible alternative functions. Please refer to the Intel PXA270 Elctrical, Mechanical and Thermal Specification for details on the functions and features of controller signals and port pins.

Pin Number	Signal	I/O	Comments
Pin Row X3A			
1A	CLKIN	Ι	Optional external clock input of the
			processor
2A, 7A, 12A,	GND	-	Ground 0 V
17A, 22A, 27A,			
32A, 37A, 42A,			
47A, 52A, 57A,			
62A, 67A, 72A,			
77A			
3A	CLK_REQ	I/O	Indicates Clocksource
4A	GPIO0	I/O	Processor I/O port,
			alternative: interrupt
5A	/CS_2	I/O	Freely available /CS signal of the processor,
			alternative: GPI078
6A	/CS_4	I/O	Chip Select signal of the processor,
			alternative: GPIO80
8A	/WE	0	Write-enable signal for SDRAM, SRAM
			and Flash devices. Please note that the /PWE
			signal must be used for I/O components.
9A, 10A, 11A,	A1, A2, A4,	I/O	Address lines
13A, 14A, 15A,	A7, A9, A10,		
16A, 18A, 24A,	A12, A15, A17,		
25A, 26A, 28A,	A18, A20, A23,		
36A	A24		
19A, 20A, 21A,	D1, D2, D4,	I/O	Data lines
23A, 29A, 30A,	D7, D9, D10,		
31A, 33A, 38A,	D12, D15, D18,		
39A, 40A, 41A,	D19, D20, D22,		
43A, 44A, 45A,	D25, D27, D28,		
46A	D30		
34A,	DQM_1,	0	Byte enable signals
35A	DQM_2		
48A	RDY	I/O	Ready signal of the processor,
			alternative: GPIO 18
49A	RDnWR	0	Bus control singal of the processor

Pin Number	Signal	I/O	Comments
Pin Row X3A			
50A	DREO 0	0	DMA request singal
51A	DVAL 0	U	DRFO0 alternative: GPIO 115
5111	DVIIL_0		DVAL0 alternative: GPI0 116
53.4	/SDCKE 0	0	Clock enable for synchronous memory
551,	/SDCKL_0	0	clock chable for synchronous memory
55A	/SDCLK_0	0	Clock signal for synchronous memory
56A	/SDCLK_0	Ŭ	clock signal for synemonous memory
58A	/PCE_1	I/O	PCMCIA Chin Select resp. byte control signal
59A	$/PCE_2$	1/0	alternative: GPI085/54
60A	/PWAIT	I/O	PCMCIA wait signal.
0011	/1 ///111	10	alternative: GPI056
61A	/IOIS16	I/O	PCMCIA 16-bit access
0111	,101510	1.0	alternative: GPI057
63A	/PREG	I/O	PCMCIA register control signal
	,		alternative: GPI055
64A	/LAN CS	I	I/O Chip Select for LAN controller
65A	/LAN DATA	I	DATA Chip Select for LAN controller
66A	L VSYNC	0	Refresh sync signal from the LCD panel
0011	2_+0110	Ũ	with internal frame huffer
			alternative: GPI014
68A		I/O	I CD pixel clock
0071	L_ICLK	1/0	alternative: GPI076
69A	LICIK	I/O	LCD line clock
071	L_LCLK	1/0	alternative: GPI075
70A	L FCLK	I/O	LCD frame clock
			alternative: GPI074
71A	L BIAS	I/O	LCD enable
	_		alternative: GPI077
73A, 74A,	L_DD3, L_DD5	I/O	LCD data
75A, 76A,	L_DD6, L_DD8,		alternative: GPIO61, GPIO63, GPIO64,
78A, 79A,	L_DD11, L_DD13		GPIO66, GPIO69, GPIO71, GPIO72
80A	L_DD14		
Pin Row X3B			
1B	STBY	Ι	STBY = 1 /SDRAM buffered by VBAT
2B	SYS_ENA	0	System power switch signal
3B	GPIO_1	I/O	Processor I/O port,
			alternative: interrupt
4B, 9B, 14B,	GND	-	Ground 0 V
19B, 24B, 29B,			
34B, 39B, 44B,			
49B, 54B, 59B,			
64B, 69B, 74B,			
79B			
5B	/CS_1x		If $J19 = 2+3$ then /CS signal for second on-
			board
			16-bit Flash,
		1	alternative: GPI015

Pin Number	Signal	I/O	Comments
Pin Row X3B			
6B	/CS_5	I/O	Chip Select signal of the processor, can be used
			to access the LAN controller,
			alternative: GPI033
7B	/OE	0	Output enable signal of the processor
8B, 10B, 11B,	A0, A3, A5,	I/O	Address lines
12B, 13B, 15B,	A6, A8, A11,		
16B, 17B, 23B,	A13, A14, A16,		
25B, 26B, 27B	A19, A21, A22,		
36B	A25	7/0	
18B, 20B, 21B,	D0, D3, D5,	I/O	Data lines
22B, 28B, 30B,	D6, D8, D11,		
31B, 32B, 37B,	D13, D14, D16,		
38B, 40B, 41B,	D17, D21, D23, D24, D26, D20		
42D, 43D, 43D, 46D	D24, D20, D29, D21		
40D		0	Pyte enable signals
35B, 35B	$DQM_0,$	0	byte enable signals
33B 47B	UQM_3	0	Chin Select for on board Flash
47D	/CS_0	<u> </u>	If $I10 = 2 + 3$ then /CS signal for second on
40D	/C5_1	1/0	11319 = 2+3 then /CS signal for second on-
			16-bit Flash
			alternative: GPI015
50B	/SDCS_0	0	/CS SDRAM bank #0
51B	$/SDCS_0$	Ő	/CS SDRAM bank #1
52B	/SDCS 2.	IO	/CS SDRAM bank #2
-	,	_	alternative: GPIO20
53B	/SDCS_3	IO	/CS SDRAM bank #3
			alternative: GPIO21
55B	/SDCLK_2	0	Clock signal for synchronous memory
56B	/SDRAS	0	/SDRAS control signal for SDRAM
57B	/SDCAS	0	/SDCAS control signal for SDRAM
58B	/PSKSEL	I/O	Card0/1 select
			alternative: GPIO 79
60B	/PWE	I/O	PCMCIA memory write signal and I/O write
			signal
			alternative: GPIO 49
61B	/POE	I/O	PCMCIA memory read signal
			alternative: GPIO 48
62B	/PIOR	I/O	PCMCIA I/O read signal
			alternative: GPIO 50
63B	/PIOW	I/O	PCMCIA I/O write signal
			alternative: GPIO 51
65B	/LAN_IRQ	I/O	Interrupt LAN controller
66B	L_CS	0	LCD CS
			alternative: GPIO 19
67B	L_DD16	0	LCD data
			alternative: GPIO 86
68B	L_DD17	0	LCD data
			alternative: GPIO 87

Pin Number	Signal	I/O	Comments
Pin Row X3B			
70B, 71B,	L DD0, L DD1.	I/O	LCD data bus
72B, 73B.	L DD2, L DD4.		alternative: GPIO 58. GPIO 59. GPIO 60.
75B, 76B	L DD7. L DD9.		GPIO 65. GPIO 67. GPIO 68. GPIO 70.
77B, 78B	L DD10. L DD12.		<i>GPIO</i> 73
80B	L_DD15		
Pin Row X3C			
1C, 2C	+3V3	Р	Supply voltage +3.3 VDC
3C, 7C, 12C,	GND	Р	Ground 0 V
17C, 22C, 27C,			
32C, 37C, 42C,			
47C, 52C, 57C,			
62C, 67C 72C.			
77C			
4C	VMMC	Р	Optional supply voltage for internal
			MMC/SD Card
5C	VBAT	Р	Input for external battery
6C	VCC_LCD	Р	VCC for LCD Port
8C	USB_H_PWR	Р	Over-current indicator from ports 3, 2 and
			1
9C	USIM_VCC	Р	VCC (3.0 V or 1.8 V) USIM
10C	/RESIN	I/O	/Reset input for reset controller at U9
11C	/RESET_OUT	I/O	/Reset output of the PXA270 processor
13C	NSSP_TxD	I/O	Network SPI TxD signal, used for CAN
			Controller
			Alternative: GPIO 81
14C	NSSP_CLK	I/O	Network SPI Clock signal
			Alternative: GPIO 84
15C	NSSP_RxD	I/O	Network SPI RxD signal
			Alternative: GPIO 82
1.0	NGCD EDM	T/O	
16C	NSSP_FRM	I/O	Network SPI Frame signal, used for CAN
			Controller
100		0	LEDA T-D
180	IK_IAD	0	Alternatives CBIO 47
100		т	Allemanive. GFIO 4/
190	IK_KAD	1	IIDA KXD Alternative: CPIO 46
200	FE RI DETECT	0	RL Detect EF-UART (for interrupt)
200	FF /INVALID	0	Invalid level FF_UART
230	ACRESET	0	/RESET AC97
230			Alternative: GPIO 113
24C	SYNC	I/O	SYNC AC97
	~	20	Alternative: GPIO 31

Pin Number	Signal	I/O	Comments
Pin Row X3C			
25C	BITCLK	I/O	BITCLK
			Alternative: GPIO 28
26C	nc		No connect
28C	SDATA_IN_0	I/O	SDATA_IN0 (AC97 interface)
			Alternative: GPIO 29
29C	SDATA_OUT	I/O	SDATAOUT
			Alternative: GPIO 30
30C	SDA	I/O	I <sup>2</sup> C data from processor
			Alternative: GPIO 118
31C	SCL	Ι	I <sup>2</sup> C clock from processor
			Alternative: GPIO 117
33C	/LAN_LED_A-	Ο	LED A LAN controller, freely
			configurable
34C	/LAN_LED_B	0	LED B LAN-Controller, freely
			configurable
35C	LAN_TPI-	0	LAN negativer input
36C	LAN_TPO-	0	LAN negativer output
38C	OTG_ID	Ι	OTD ID Input USB Controller
39C	PWM0	0	PWM output #0
			Alternative: GPIO 16
40C	PWM1	0	PWM output #1
			Alternative: GPIO 17
41C	/TRST	0	JTAG reset
43C	USIM_IO	IO	USIM I/O Data. Receive and transmit data
			connection
44C	nc		No connect
45C	MMC_DAT2_CS0	Ο	MMC_C0 for external MMC/SD Card
			Alternative: GPIO 110
46C	MMC_DAT3_CS1	0	MMC_C1 for internal MMC/SD Card
			Alternative: GPIO 111
48C, 49C,	GPIO114, GPIO9	I/O	GPIOs
50C, 51C,	GPIO10, GPIO12,		Alternative: interrupt signals
53C	GPIO90		

Pin Number	Signal	I/O	Comments
Pin Row X3C			
54C, 55C,	EGPIO0, EGPIO1,	I/O	Additional GPIOs generated by the
56C, 58C,	EGPIO3, EGPIO6,		MAX7301 / MAX6957 IC
59C, 60C,	EGPIO8, EGPIO9,		
61C,	EGPIO11,		
63C,	EGPIO14,		
64C,	EGPIO16,		
65C,	EGPIO17		
66C,	EGPIO18,		
68C,	EGPIO22,		
69C,	EGPIO24		
70C,	EGPIO25,		
71C	EGPIO27		
73C	SSP_RXD	Ι	SPI RxD signal
			Alternative: GPIO 26
74C	SSP_TXD	0	SPI TxD signal
			Alternative: GPIO 25
75C	/CS_EGPIO	Ι	SSP /CS1 signal for MAX7301 /
			MAX6957 (EGPIO)
76C	/CAN_CS	Ι	/CS signal for SJA1000 ( CAN )
78C	/CAN_INT	0	CAN Interrupt
79C	CANRXD	I/O	CAN RxD signal
80C	CANTXD	I/O	CAN TxD signal
Pin Row X3D			
1D, 2D	VCC	Р	Supply voltage +3.3 VDC
3D, 9D, 14D,	GND	-	Ground 0 V
19D, 24D, 29D,			
34D, 39D, 44D,			
49D, 54D, 59D,			
64D, 69D, 74D,			
79D			
4D, 5D	VCC1	Р	Optional external supply voltage VCORE
			for processor, 3-5.0 V
6D	VCC_BB	Р	VCC Baseband
7D	USB_H_ENA	0	USB Controller Power Switch signal
8D	SYS_ENAB	Ο	System Power Switch signal
10D	/RESET	Ο	Reset output from reset controller
11D	/BATT_FAULT	Ι	Low battery voltage indication
12D	/VCC_FAULT	Ι	Low supply voltage indication
13D	PWR_ENAB	0	PXA-Core Power Signal
15D	BT_CTS	Ι	CTS Bluetooth UART
			Alternative: GPIO 44
16D	BT_RXD	Ι	RXD Bluetooth UART
			Alternative: GPIO 42

Pin Number	Signal	I/O	Comments
Pin Row X3D			
17D	BT_TXD	0	TXD Bluetooth UART
	_		Alternative: GPIO 43
18D	BT_RTS	0	RTS Bluetooth UART
			Alternative: GPIO 45
20D	FF_/SHDN	Ι	FF-UART power on
21D	FL_WP_PEN	Ι	Flash Write Protect
22D	RS_RXD	Ι	FF-UART RxD signal (RS-232)
23D	RS_TXD	0	FF-UART TxD signal (RS-232)
25D	RS_RTS	Ι	FF-UART RTS signal (RS-232)
26D	RS_CTS	Ι	FF-UART CTS signal (RS-232)
27D	RS_DSR	Ι	FF-UART DSR signal (RS-232)
28D	RS_DTR	0	FF-UART DTR signal (RS-232)
30D	RS_RI	Ι	FF-UART RI signal (RS-232)
31D	RS_DCD	Ι	FF-UART DCD signal (RS-232)
32D	USB_C_P	I/O	USB Client positive, from processor
33D	USB_C_N	I/O	USB Client negative, from processor
35D	LAN_TPI+	0	LAN input positive
36D	LAN_TPO+	Ο	LAN output positive
37D	USB_H_P	I/O	USB Host Controller positive, from
			processor
38D	USB_H_N	I/O	USB Host Controller negative, from
			processor
40D	TDI	Ι	JTAG TDI signal
41D	TDO	Ο	JTAG TDO signal
42D	TMS	Ι	JTAG TMS signal
43D	TCK	Ι	JTAG TCK signal
45D	MMC_CLK	I/O	MMC_CLK signal
46D	MMC_DAT0	I/O	MMC_DAT signal
47D	MMC_CMD	I/O	MMC_CMD signal
48D	MMC_DAT1	I/O	MMC_DAT1 signal
50D, 51D,	GPIO11, GPIO13,	I/O	GPIOs,
52D, 53D	GPIO52, GPIO91,		alternative: interrupt signals
55D, 56D,	EGPIO2, EGPIO4,	I/O	Additional GPIOs generated by the
57D, 58D,	EGPIO5, EGPIO7		MAX7301 / MAX6957 IC with 7 interrupt-
60D,	EGPIO10,		capable inputs for connection to a matrix
61D,	EGPIO12,		keyboard
62D,	EGPIOI3,		
03D,	EGPIOIS,		
05D,	EGPIO19,		
67D	EGFIO20,		
68D	FGPIO23		
70D	EGPIO26		

Pin Number	Signal	I/O	Comments
Pin Row X1D			
71D	SSP_EXTCLK	Ι	SPI external clock
			alternative: GPIO 27
72D	SSP_CLK	0	SPI clock signal
			alternative: GPIO 23
73D	SSP_SFRM	I/O	SPI frame signal
			alternative: GPIO 24
75D	FL_DIS	Ι	Signal to disable internal Flash
76D	SSP_SYSCLK	I/O	SYSCLOCK SSP
			Alternative: GPIO 53
77D	PWR_SDA	I/O	Power I2C Serial Data/Address signal
			Alternative: GPIO 4
78D	PWR_SCL	0	Power I2C Serial Clock Line signal
			Alternative: GPIO 3
80D	/INT_RTC	0	Interrupt output RTC

Table 1:Pinout of the phyCORE-connector X1

The section "Initializing the phyCORE-PXA270" shows all GPIO signals and their default settings.

# 3 Jumper

For configuration purposes, the phyCORE-PXA270 has 32 solder jumpers, some of which have been installed prior to delivery. *Figure 6* illustrates the numbering of the jumper pads, while *Figure 4* and *Figure 5* indicate the location of the jumpers on the board.



Figure 4: Location of the Jumpers (Controller Side)



Figure 5: Location of the Jumpers (Connector Side)



Figure 6: Numbering of the Jumper Pads

Jumper	Default	Comment
J1		This jumper configures the supply voltage for the on-board
		MM card.
1.0	N/	
1+2 2+2	Х	MM card supplied via VCC.
2 + 3		will card supplied externally via v Milvic.
Package Type		0R in SMD 0805
J2		This jumper configures the supply input voltage for the
		voltage regulator generating the VCORE voltage.
1+2	X	Voltage regulator supplied by VCC.
2+3		Voltage regulator supplied by external VCC1.
Package Type		0R in SMD 0805
J3		This jumper configures the supply input voltage for the LCD
		port.
1 + 2	Х	LCD port supplied via VCC.
2+3		LCD port supplied externally via VCC_LCD.
Package Type		0R in SMD 0805
J4		Inis jumper configures the organization for the SPI EEPROM
		connected to the Ethernet controller.
1+2		Using an SPI EEPROM from another manufacturer.
2 + 3	Х	Using an Atmel AT93C46 SPI EEPROM.
Package Type		0R in SMD 0805
J5		Vcore test jumper J1X1
Package Type		Pin only
J6		This jumper configures the SPI /CS signal for the MAX7301 /
		MAX6957 GPIO expander controller.
alasad	v	/CS signal for MAX7201 / MAX6057 connected to
ciosed	Λ	SSP_SFRM (GPIO24)
open		External /CS signal used for MAX7301 / MAX6957,
1		connected via phyCORE-connector.
Package Type		0R in SMD 0805
J7		This jumper configures the MCC_WP signal
-1		MCC WD signal for MM and assure to 4 to CDIO10
closed	v	MCC WP signal for MM card is open
open	Λ	wee_wr signal for why call is open
Package Type		0R in SMD 0805

The jumpers (J = solder jumper) have the following functions:

Jumper	Default	Comment
J8	Deruure	This jumper configures the supply input voltage for the
00		Baseband port.
1 + 2	Х	Baseband port supplied via VCC.
2+3		Baseband port supplied externally via VCC_BB.
Package Type		0R in SMD 0805
J9		This jumper configures the interrupt signal for the MAX7301
		/ MAX6957 GPIO expander controller.
closed	Х	Interrupt signal for MAX7301 / MAX6957 connected to GPIO27.
open		External interrupt signal used for MAX7301 / MAX6957, connected via phyCORE-connector.
Package Type		OR in SMD 0805
J10/J11		These jumpers connect the I <sup>2</sup> C bus with the 24C08 I <sup>2</sup> C
		EEPROM at U4.
closed	x	On-board SDA and SCL signals connected to I <sup>2</sup> C FFPROM
open		External SDA and SCL signals used for I <sup>2</sup> C EEPROM.
open		connected via phyCORE-connector.
Package Type		0R in SMD 0805
J12		This jumper configures the supply voltage for the USIM
		CARD.
closed		USIM card supplied via VCC
open	X	USIM card supplied externally via on-board regulator
Package Type		0R in SMD 0805
J13		This jumper configures the CLK_REQ input
1+2	Х	Internal clock source (13.000 MHz)
3+3		External clock source (13.000 MHz)
Package Type		0R in SMD 0805
J14		This jumper configures the standby supply voltage for the SDRAM
opend		SDRAM standby supply via VBAT.
closed	Х	No SDRAM standby supply.
Destas T		0D :- 0MD 0905
Package Type	1	

Jumper	Default	Comment
J15		This jumper selects the bus interface for the on-board boot
		Flash.
1.0	V	
1+2 2+2	Х	32-bit boot Flash
2+3		
Package Type		100k in SMD 0805
J16		This jumper configures the /CS signal for the LAN91C111
		Ethernet controller at U17.
closed	v	/CS signal for LAN91C111 connected to /CS5 of the PXA270
ciosed	Λ	processor.
open		External /CS signal used for LAN91C111, connected via
		phyCORE-connector.
Package Type		UR in SMD 0805
J1/		This jumper configures the Ready signal for the LAN91C111 Ethernet controller at U17
		Enemet controller at 017.
closed	Х	LAN_RDY signal from LAN91C111 connected to RDY input
		of the PXA270 processor.
open		LAN_RDY signal from LAN91C111 can be connected
		externally, available on phyCORE-connector (X3A66).
Package Type		0R in SMD 0805
J18		Flash WP or PEN on FL WP PEN.
1 + 2		FL_WP_PEN is /PEN.
2+3	Х	FL_WP_PEN is /WP.
open		
Package Type		0R in SMD 0805
J19		/CS1 configuration
1+2	X	/CS1 is routed to phyCORE-connector pin X3B5.
2 + 3		/CS1 is routed to phyCORE-connector pin X3B48.
Package Type		0R in SMD 0805
J20		This jumper configures the Ethernet interrupt.
	37	
closed	Х	Ethernet interrupt is connected to GPIO_52 Ethernet interrupt is connected to an external signal (labeled
open		LAN IRO nin X3B65)
Package Type		0R in SMD 0805
Jumper	Default	Comment

Jumpon	Default	Commont	
Jumper	Delault	This imment analies the Ethernet EEDDOM	
J21		This jumper enables the Ethernet EEPROM.	
closed		Ethernet EEDROM is disabled	
cioseu	v	Ethernet EEPROM is enabled	
open	Λ	Ethernet EEr KOW is enabled.	
Package Type		0R in SMD 0805	
J22		Ethernet /WE signal configuration.	
0			
1 + 2	Х	Ethernet /WE is connected to /PWE (VLIO interface) on the	
		PXA270.	
2+3		Ethernet /WE is connected to /WE (SRAM/ROM interface) on	
		the PXA270.	
Package Type		0R in SMD 0402	
J23		This jumper connects the /CAN_INT signal to GPIO114.	
closed	X	/CAN_INT is connected to GPIO114.	
open		/CAN_INT needs to be connected externally (X3C78).	
De alta e Trans		OD : OMD 0005	
Package Type		OR IN SMD 0805	
J24		This jumper configures the MCC_DA12_CS0 signal.	
closed	x	MMC DAT2 CS0 is connected to the MMC/SD Card	
ciosed	Λ	connector	
open		MMC DAT2 CS0 is open	
open			
Package Type		0R in SMD 0805	
J25		This jumper configures the MMC_DAT1 signal.	
closed	Х	MMC_DAT1 is connected to the MMC/SD Card connector.	
open		MMC_DAT1 is open.	
Package Type		OR in SMD 0805	
J26		RS-232 transceiver FORCEON input configuration.	
1 + 2		<b>DS 232 EODCEON</b> is connected to CND (see MAY3245EAL	
$1 \pm 2$		RS-232 FORCEON IS connected to GND (see MAX3243EAT RS-232 transceiver data sheet for details)	
2 + 3	x	RS-232 FORCEON is connected to the FF /INVALID signal.	
		······································	
Package Type		0R in SMD 0805	

Jumper	Default	Comment
J27 / J28		LED configuration, red LED D6 connected to GPIO90 (J28),
		green LED D7 to GPIO91 (J27).
closed	X	LED D6 (red) is connected to GPIO90, D7 (green) to
		GPIO91.
open		LEDs not used.
Package Type		1kOhm in SMD 0805
120 120		RTC interrupt configuration
527		Rie menupi comiguiation.
closed	Х	RTC interrupt is connected to GPIO 0.
open		RTC interrupt needs to be connected externally (X3D80).
-		
Package Type		0R in SMD 0805
J30		This jumper configures the Flash reset.
closed		Flash reset connected with RESET_OUT.
open	X	No Flash reset.
Deckago Turo		OD :- SMD 0905
Package Type		UK IN SMID 0805
J21		This jumper configures the MMC_DETECT signal.
closed		MMC DETECT signal for MMC/SD Card connected to
ciosed		GPIO 9
open	x	MMC_DETECT signal for MMC/SD Card not connected
open		
Package Type		0R in SMD 0805
J32		This jumper configures the Ethernet EEPROM bank.
closed	X	EEPROM bank 0 full configuration.
open		EEPROM bank 7 configuration MAC only.
Package Type		OR in SMD 0805

Table 2:Jumper Settings

# 4 Power System and Reset Behavior

The phyCORE-PXA270 is only supplied with a single supply voltage. However it is possible to power the MMC/SD Card, LCD port, Baseband port and the internal voltage regulator of the Vcore voltage externally.

Supply voltage 1: +3.3 V (VCC) Supply voltage 1: +3.0 V (VBAT) Supply voltage 3: +3.3 V (VCC1) optional Supply voltage 4: +3.3 V (VMMC) optional Supply voltage 5: +3.3 V (VCC\_LCD) optional Supply voltage 6: +3.3 V (VCC\_BB) optional Supply voltage 6: +3.3 V (VCC\_USIM) optional

#### **Caution!**

The VMMC, VCC\_LCD and VCC\_BB voltage must not be connected without VCC being supplied at the same time.

#### **Power-On Behavior**

During standard operating mode all components of the module are supplied by a common 3.3 V (VCC) supply voltage. The chronological order for turning on the individual voltages as well as the reset signal is defined on the module. The SDRAM content is undefined after power-on, which is why the system will always reboot and initialize the memory.

The voltage VMMC, VCC\_LCD, VCC\_USIM and VCC\_BB (if configured as an option) can be switched on or off while VCC is present.

#### **Power-Off Behavior**

In the standard operating mode, all components including the SDRAM, are supplied by a common 3.3 V (VCC) supply voltage. If the VCC is turned off, the SDRAM can be supplied via VBAT and operated in self-refresh mode to maintain its data. *See the following Deep-Sleep mode paragraph for more details.* 

#### **Deep-Sleep Mode**

The phyCORE-PXA270 supports the controller's Deep-Sleep mode. In this mode the SDRAM runs in self-refresh mode and is supplied by the VBAT power. Hence, all other supply voltages can be turned off. The PXA270 controller provides a special SYS-ENA signal for the purpose of turning supply voltages on or off:

- SYS\_ENA = "1" turns supply voltages on
- SYS\_ENA = "0" turns supply voltages off

The SDRAM supply circuitry implemented on the phyCORE-PXA270 requires that the VBAT voltage is lower than the VCC supply voltage. PHYTEC recommends a regulated VBAT voltage in the range of 3.0 V to 3.1 V. The lowest supply voltage required to maintain the DRAM self-refresh is 2.7 V.

The phyCORE-PXA270 has a current draw of < 5 mA when operated in Deep-Sleep mode. It is possible to disable the VCC to VBAT supply switching for the SDRAM with the help of Jumper J14. If VBAT for SDRAM is disabled then only the RTCs and some controller functions are supplied.

# **RESET Configuration**

A system reset is released with the help of reset controller U9 using the /RESIN signal or a drop of the VCC supply voltage. Reset of the PXA270 core is generated via U6. The /RESIN signal or a drop of the VBAT voltage will release a core reset. If a core reset based on a VCC supply voltage drop is desired then the signal /RESIN must be activated by an external reset controller.

The JTAG reset is released with the help of reset controller U8 using /TRST or a drop of the VCC supply voltage.

# **Power Management**

Various power management functions are implemented on the phyCORE-PXA270 module. The controller can switch the Vcore voltage regulator on or off indepently. Furthermore the controller offers a number of power saving possibilities. *For more on the power saving features refer to the PXA270 data sheets*.

# 5 VCore Supply Voltage

The PXA270 processor requires a core voltage of 1.3 V. This voltyage can be configured in a range between 0.9 V and 1.55 V in 0.05 V increments depending on the power management mode. The voltage regulator for the Vcore, VCC\_SRAM and VCC\_PLL is located on the phyCORE-PXA270 at U7. The Vcore regulator has over 90 % efficiency. The controller can turn the switching regulator on or off using the PWR\_EN output. The regulator can be supplied with the module's VCC or by an external voltage via solder jumper J2. The external voltage regulator supply option should only be used during battery operation. The Vcore input voltage can then be generated directly from the battery voltage.

J2	Description
1 + 2	Input voltage for Vcore voltage regulator supplied by the on-
	board +3.3 V (VCC) operating voltage.
2 + 3	Input voltage for Vcore voltage regulator supplied by an external
	source ranging from +3.3 V to +5 V.

Table 3:Jumper J2 for Vcore Supply Voltage

The default value of the Vcore voltage following a hardware reset is 1.3 V. The regulator can be configured via the processor's PWR\_I<sup>2</sup>C bus.

# 6 System Memory

The controller PXA270 provides a configurable memory interface for:

- 4 \* SDRAM with max. 256 MByte each
- 3 (4) \* asynchronous or synchronous ROM/Flash/RAM/IO with max. 64 MByte each
- 2 \* asynchronous ROM/Flash/RAM/IO with max. 64 MByte each

The internal MMU and the configurable memory interface of the PXA270 processor enable it to adapt the memory model during runtime with the help of software. The configuration of the Boot-ROM can be set on the phyCORE module using solder jumper J15 (*refer to section 3*).

# 6.1 Memory Model Following Reset

The memory model following a hardware reset only activates the controller's /CS0 signal. Access using this /CS signal is configured with the BOOT\_SELx connection. Closing Jumper J15 connects the corresponding boot select signal BOOT\_SEL to GND potential resulting in a low level being read by the PXA270 processor.

J15	Description
1 + 2	32-bit asynchronous Boot ROM
2 + 3	16-bit asynchronous Boot ROM

 Table 4:
 Boot Configuration via BOOT\_SEL Pin

After reset the memory range of /CS0 is pre-initialized to 64 MByte. Therefore all configuration options from 16 MByte to 64 MByte can be addressed with 2\*16-bit Flash devices connected to /CS0. By default the access occurs with 32-bit data bus width in asynchronous mode. The Flash contains a boot loader starting at address 0x00000000 which performs all necessary initialization steps for the PXA270 processor.

# 6.2 Runtime Memory Model with the U-Boot Loader

The runtime memory model is selected via software by configuring the internal registers of the PXA270 processor. The U-Boot loader, which belongs to the standard delivery package, configures the following memory model:

2 * 16-bit Flash memory 16 to 64 MByte asynchronous or synchronous (optional 16-bit Flash memory 8 MByte async.)
free (pre-configured for 16-bit asynchonous ROM/RAM)
free (pre-configured for 16-bit VLIO interface)
not used (PSKSEL PCMCIA)
free (pre-configured for 16-bit VLIO interface)
free or Ethernet chip with 32-bit VLIO interface
64 MByte 2*16-bit SDRAM
optional 64 MByte 2*16-bit SDRAM
free (optional 256-MB Configuration)
free (optional 256-MB Configuration)

The configuration can be adapted to user requirements during runtime with the exception of the SDRAM registers. The following table shows the default values for the /CS0... /CS5 signals of the PXA270 controller.

PXA270 Register	Default Value
MSC0	0x12CB 12B3
MSC1	0x128C 128C
MSC2	0x1234 128C

Table 5:/CS0..5 Init Values
## 6.3 SDRAM Memory (U13/U15)

The phyCORE-PXA270 is populated with a 64 MByte, 32-bit data width SDRAM memory. This memory bank is created by using two SDRAM devices with 32 MByte each and 16-bit data bus at U13 and U15. This bank is also refered to as SDRAM bank 0. The total SDRAM memory can be expanded to 128 MByte by populating the second bank (bank 1) at U14 and U16 with additional memory devices. The configuration of bank 1 corresponds to the configuration of bank 0.



Figure 7: SDRAM 32-128 MB Connection to PXA270

Upon special request the phyCORE-PXA270 can also be populated with 256 MByte SDRAM. In this configuration 64M\*16 SDRAM memory chips populate U13-U16, with 2 Chip Selects controlling each SDRAM device.



Figure 8: SDRAM 128-256 MB Connection to PXA270

© PHYTEC Messtechnik GmbH 2008 L-667e\_3

SDRAM	Cor	nfigu	ratio	n ( <i>als</i>	so ref	fer to	the l	PXA2	270 со	ontro	ller d	locun	nenta	tion)	
Range	16 N	1*32-t	oit (2 *	16-b	it SDR	RAM e	ach)								
Bus Width	32-b	32-bit													
Address	SA1	111 A	ddress	Mod	e										
Mode															
Address	2*13	2*13*10*16													
Scheme															
Assignment	A2	A2	A2	A2	A2	A1	A1	A1	A1	A1	A1	A1	A1	A1	A1
	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
	A1	B1	B0	A1	A1	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
	2			1	0										
Clock Rate	100	MHz													

Table 6:SDRAM Configuration

SDRAM initialization is performed by a boot loader or the operating system following a power-on reset and must not be changed at a later point by any application code. The following table shows the initialization values for bank 0/1 as an example.

PXA270 Regitser	Initialization Values
MDCNFG	0xAC80AC9
MDREFR	0x2213E018
MDMRSLP	0x0000 0000
MDMRS	0x0032 0032

Table 7:SDRAM Init values

The physical memory areas of SDRAM bank 0 to bank 3 are shown in the following table. Using the PXA270's internal MMU it is possible to assign different virtual addresses to these banks at any time.

SDRAM Bank	Start Address
Bank 0	0xA000 0000
Bank 1	0xA400 0000
Bank 2	0xA800 0000
Bank 3	0xAA00 0000

Table 8:SDRAM Address Ranges

## 6.4 Flash Memory (U10/U12)

Use of Flash as non-volatile memory on the phyCORE-PXA270 provides an easily reprogrammable means of code storage. Intel Strata Flash is used as the Flash device for the phyCORE-PXA270. The Flash devices operate in 16-bit mode. Two individual Flash chips are connected to the 32-bit data bus on the module. The device at U10 is connected to the low data bus (D0-D15) and the device at U12 is connected to the high data bus (D16-D31).



*Figure 9: Flash Connection to PXA270* 

The Flash devices can operate in asynchronous as well as synchronous mode. Currently the asynchronous mode is used on the phyCORE-PXA270.

Flash	Configuration
Range	8M* 32-bit (2* 16-bit 28F128J3D Intel Strata Flash each)
Access	32-bit
Clock Rate	Asynchronous

Table 9:Flash Configuration

The physical memory area of the Flash bank is shown in the following table. Using the internal MMU of the PXA270 it is possible to assign different virtual addresses to this Flash bank at any time.

Flash	Start Address
Bank 0	0x0000 0000

Table 10:Flash Address Ranges

Use of Flash memory enables in-circuit programming of the module. The Flash devices on the phyCORE-PXA270 are programmable at 3.3 VDC. Consequently, no dedicated programming voltage is required. As of the printing of this manual, Flash devices generally have a life expectancy of at least 100,000 erase block cycles.

### 6.5 External Address and Data Bus

The address and data bus of the PXA270 is accessible on the Molex connector at X3. The address/data bus operates on the module with a clock speed of 100 MHz. It is therefore absolutely necessary to decouple the address/data bus when using it for external circuitry. The decoupling circuits should be located as close to phyCORE-connector at X3A/B as possible. The optimal signal trace length is less than 40 mm!



Figure 10: Decoupling the Address/Data Bus for External Connections

# 7 Ethernet Controller (U17)

Connection of the phyCORE-PXA270 to the world wide web (WWW) or a local area network (LAN) is possible with the on-board SMSC LAN91C111 10/100 Mbps Ethernet controller populating the module at U17. This Ethernet controller features an integrated PHY layer. Thus the external components required to connect the phyCORE-PXA270 to a LAN are limited to the transformer, the RJ45 socket and a few discrete components. Support for this Ethernet chip is available by a wide range of operating systems, such as Linux, WinCE and QNX.



Figure 11: Ethernet Connection to PXA270

The Ethernet controller is connected to the data bus with a 32-bit width and can be configured via Jumpers J16, J17, J20, J22 and J32. Jumper J15 is used to connect the interrupt signal of the LAN91C111 with a corresponding input on the PXA270 processor or to external logic. The interrupt is being used as active high edge triggered.

J20	Description
closed	LAN91C111 interrupt signal connected to GPIO52 on the PXA270 processor.
open	External interrupt signal used for LAN91C111, connected via phyCORE- connector.

Table 11: Ethernet Controller Interrupt Signal Connection

The /CS signal for the LAN91C111 Ethernet controller at U17 can be connected to the PXA270 processor's /CS5 signal using Jumper J16. The Ethernet controller's offset of 0x300 has to be noted when accessing the chip.

J16	Description
closed	/CS signal for LAN91C111 connected to /CS5 of the PXA270
	processor.
open	External /CS signal used for LAN91C111, connected via phyCORE-
	connector.

 Table 12:
 Ethernet Controller /CS Signal Connection

The Ethernet controller provides a READY output that can be connected to the /RDY input of the controller using Jumper J17. It is also possible to combine various signal sources externally if multiple components need to use the processor's RDY input.

J17	Description
closed	LAN_RDY (ARDY) signal from LAN91C111 connected to RDY
	input of the PXA270 processor.
open	LAN_RDY (ARDY) signal from LAN91C111 not used or
	connected externally, available on phyCORE-connector (X3A66).

 Table 13:
 Ethernet Controller READY Output Connection

The VLIO interface on the PXA270 is used as the memory interface for the Ethernet controller. For this reason the /WE signal from the Ethernet controller is connected to the /PWE signal on the PXA270.

J22	Description
1 + 2	PXA270 VLIO memory interface with /PWE
2 + 3	PXA270 SRAM/ROM memory interface with /WE

 Table 14:
 Ethernet Controller Memory Interface Connection

The Configuration Eeprom for the Ethernet Controller has 8 Banks.

J32	Description
closed	EEPROM have full Configuration
open	EEPROM save MAC only

 Table 15:
 Ethernet Controller Memory Interface Connection

The physical memory area for the Ethernet chip is defined in the following table (*see Table 16*). An offset of 0x300 has to be added to the address of /CS5 if Jumper J16 is closed. When using an external /CS signal the same procedure applies, add an offset of 0x300 to the address of the external /CS signal.

Ethernet	Start Address
/CS5 + OFFSET	$0x1400\ 0000 + 0x0000\ 0300 = 0x1400\ 0300$

Table 16:         Memory Area Ethernet Controlle	er
--	----

Connection to an external Ethernet transformer should be done using very short signal lines. The lines TPI+/TPI- and TPO+/TPO- should be routed in pairs. The same applies for the signal lines after the transformer circuit. The carrier board layout should avoid any other signal lines crossing the Ethernet signals. Furthermore, the impedance of the signal lines should be taken into considertaion during the design and layout process.

#### **Caution!**

Please note the design specifications provided by SMSC when creating the Ethernet transformer circuitry.

## 8 PCMCIA Connection

The Intel PXA270 processor supports two PCMCIA sockets. These cannot be connected directly to the address and data bus of the processor. Proper operation requires external decoupling between the address/data bus and the PCMCIA sockets. *The circuitry required for implementing one or two external PCMCIA sockets is described in the corresponding Intel application notes.* 



Figure 12: PCMCIA Connection to phyCORE-PXA270

# 9 CAN Controller (U22)

The Phillips SJA1000 FullCAN controller is implemented on the phyCORE-PXA270. The CAN controller is connected to the PXA270 via the PCMCIA interface socket 0 and address A25 =1. The Control PLD U19 generates the multipexed data/ddress bus for the CAN controller. The 5 V power supply for the CAN controller is located on the phyCORE-PXA270.



Figure 13: CAN Controller Connection

The CAN controller's interrupt output can be connected to various signals via Jumper J23.

J23	Description
closed	Interrupt signal from SJA100 connected to GPIO114 on PXA270.
open	Interrupt signal can be connected to external device.

 Table 17:
 CAN Controller Interrupt Signal

There is no on-board CAN transceiver implemented on the phyCORE-PXA270. Thus connection to an external transceiver in the application circuitry is required when using this module in a CAN system.

# 10 phyCORE LEDs

A yellow RUN and a red BUSY LED are provided on the phyCORE-PXA270 indicating the state of the module. These LEDs can be controlled via operating system functions using pins GPIO91 (RUN) and GPIO90 (BUSY).

Note:

The voltage USIM (3.0 V) is required to operate the LEDs.



Figure 14: phyCORE-PXA270 LEDs

Jumper J27 configures the RUN LED. Closing this jumper with a 1 kOhm resistor (0805 footprint) will connect the LED to GPIO91.

J27	Description
closed with 1 kOhm	RUN LED_B connected to GPIO91 on PXA270.
open	RUN LED_B not used.

Table 18:RUN LED (Yellow) D6

Jumper J28 configures the red BUSY LED. Closing this jumper with a 1 kOhm resistor (0805 footprint) will connect the LED to GPIO90.

J28	Description
closed with 1 kOhm	BUSY LED_A connected to GPIO90 on PXA270
open	BUSY LED_A not used

Table 19:BUSY LED (Red) D7

## 11 LCD Connection

The Intel PXA270 processor supports a wide variety of passive and active LCDs. *Additional information about the LCD support feature is available in the Intel data sheets*. We recommend decoupling the LCD data and control lines from the PXA270 pins using applicable line driver circuits. The brightness of the LCD's background light can be adjusted using one of the controller's PWM signals.



Figure 15: LCD Connection to phyCORE-PXA270

The example circuitry connection shown in the figure above refers to the control of the LCD with a fixed color depth setting. Multiplexers are required if the color depth needs to be able to vary between 16-bit and 8-bit because the RGB color information is distributed over LDD0-7 for 8-bit and LDD0-15 for 16-bit or LDD0..17 for 18-bit.

# 12 Serial Memory

## **12.1** I<sup>2</sup>C EEPROM (U4)

The phyCORE-PXA270 is populated with a non-volatile memory with a serial interface ( $I^2C$  interface) to store configuration data and operational parameters that need to be saved in the event of a power loss. According to the memory configuration of the module, an E<sup>2</sup>PROM (4 to 32 kByte) or FRAM can be mounted at U4. Jumpers J10 and J11 connect the I<sup>2</sup>C bus signals SDA/SCL from the PXA270 processor with the EEPROM. These I<sup>2</sup>C bus signals are also routed to the phyCORE-connector at X3. This allows for an external connection of these signals to other I<sup>2</sup>C devices.

A description of the  $I^2C$  memory protocol of the specific memory component at U4 can be found in the respective Data Sheet.

J10, J11	Description
closed	SDA and SCL from PXA270 connected to EEPROM at U4.
open	External SDA and SCL signal used for accessing the EEPROM.

 Table 20:
 Jumper Configuration J10/J11 for Serial Memory at U4

The bootloader on the module uses this memory to store its configuration data. The EEPROM memory size is 4 kByte. Additional technical data is given in the following table.

Capacity	I <sup>2</sup> C Clock	Address	Write	Data	Device	Manufacturer
		Pins	cycles	retention		
4 KByte	400 kHz	A2, A1,	1,000,000	100 years	24WC32	Any
-		A0				-

 Table 21:
 Technical Data for Serial Memory at U4

### 12.2 MultiMedia Card (MMC)

The phyCORE module provides a receptacle socket for a MultiMedia card. The MM cards are available in capacities of 8 MByte to 1 GByte. Using such memory cards allows for easy expansion of the on-board memory configuration of the phyCORE-PXA270 to new application requirements retroactively.



Figure 16: MMC Connector on the phyCORE-PXA270

The on-board MMC connector at X1 is controlled using the PXA270 processor's MMCS1 signal. The second interface (MMCS0 signal) is available for external use. The MMC socket signals Detect and WriteProtect are externally available and can be used as needed. Jumper J1 determines the source of the supply voltage for the MM card. The on-board 3.3 V VCC voltage is used as default. Setting Jumper J1 to position 2+3 can be useful for implementing special power saving modes, during which the external VMMC is only switched on in the event of an access to the card.

#### **Caution!**

The VMMC voltage must not be connected without VCC being supplied at the same time.

J1	Description
1 + 2	MMC/SD Card supplied via VCC.
2 + 3	MMC/SD Card supplied externally via VMMC.

 Table 22:
 MultiMedia Card VMMC Configuration

Detection of an inserted MMC/SD Card at X1 is possible via the MMC\_DET signal. A low level indicates that a card is in the socket. This signal is connected to GPIO\_9 on the PXA270 controller when Jumper J31 is closed with a 0 Ohm resistor.

J31	Description
closed	MMC/SD Card detect connected to GPIO9
open	MMC/SD Card detect not used

Table 23.	MultiMedia	Card Detect	Configur	ation
1 <i>ubie</i> 25.	minneau	Curu Deleci	Conjigun	unon

The MMC\_WP signal indicates with a low signal level that an insreted MM card is write-protected. Jumper J7 connects this signal to GPIO\_10 on the PXA270 controller.

<b>J7</b>	Description
closed	MMC/SD Card write protect connected to GPIO10
open	MMC/SD Card write protect not used

Jumpers J24 and J25 can be used to configure a 4-bit data bus. This feature is not used for MMC/SD Cards.

J24 / J25	Description
closed	MMC/SD Card provides 4 data lines
open	MMC/SD Card provides 1 data line (default)

Table 25: MultiMedia Card Data Bus Configuration

# **13** Serial Interfaces

### 13.1 RS-232 Interface

The Intel PXA270 processor features four internal UARTs. Three of them are supported in the current version of the phyCORE-PXA270. The on-chip FF-UART (full function) is a UART that supports all modem signals and a maximum transfer rate of 230.4 kBaud. This interface is used on the phyCORE-PXA270 for communication with the host-PC. The RS-232 transceiver for is interface is located on the module at U1. The minimal wiring for establishing a connection between the PC and the phyCORE is shown in the figure below. Additional modem signals are available at phyCORE-connector X3.



Figure 17: FF-UART Connection

The on-chip BT-UART (Bluetooth) is a high speed UART that supports baud rates up to 921.6 kBaud and can be connected to a Bluetooth module. This BT-UART only support the signals BT\_RxD, BT\_TxD, BT\_CTC and BT\_RTS. These signals extend to the phyCORE-connector of the phyCORE-PXA270. The serial interface is intended for controlling Bluetooth send/receive modules, but it can also be used as a normal UART.



Figure 18: BT-UART Connection

The STD-UART (standard) only provides the signals STD\_RxD and STD\_TxD. No modem signals are supported. The maximum transfer rate is 230.4 kBaud. The STD-UART has a special mode for controlling IrDA transmitters.



Figure 19: STD\_UART Connection

The on-chip HW-UART is a high speed UART that supports baud rates up to 921.6 kBaud. This HW-UART only supports the signals HW\_RxD, HW\_TxD, HW\_CTC and HW\_RTS.

The HW-UART interface pins are available either via the BT-UART pins or the PCMCIA general purpose I/O pins. The routing is selected by PXA270 register configuration. When using the HW-UART through the PCMCIA pins, the signal /PWE cannot be defined as HW-UART pin (HW\_RxD) because it is required for the VLIO memory interface.

### 13.2 AC97 Interface

The Intel PXA270 processor integrates an AC97 interface for controlling sound decoder chips such as the Wolfson AC97 sound controller. One of the special features of the Wolfson device is an integrated touch controller.



Figure 20: AC97 Interface with Wolfson

All signals of the AC97 interface are routed to the phyCORE-PXA270 Molex connector.

### 13.2.1 GPIO Expander (U2)

The Intel PXA270 processor features a 17-bit Matrix keyboard interface. As an alternative the phyCORE-PXA270 is populated with a MAX7301/ MAX6957 GPIO expander IC. The MAX7301/ MAX6957 has the following features:

- SPI interface
- 28 GPIO ports
- 7 interrupt-capable inputs
- One interrupt output

All GPIO signals are routed to the module's phyCORE-connector. One of the special features of the MAX7301/ MAX6957 controller is its capability to control matrix keyboards. *Refer to the MAX7301/ MAX6957 datasheet for more details on this function.* 



Figure 21: MAX7301/MAX6957 Connection

phyCORE-PXA270

The MAX7301/ MAX6957 can be connected externally as well as onboard using Jumpers J6 and J9. Jumper J6 configures the SPI /CS signal while J9 is used to connect the interrupt signal.

J6	Description
closed	/CS signal for MAX7301 / MAX6957 connected to SSP_SFRM on
	PXA270.
open	External SPI /CS signal used for GPIO expander

Table 26:SPI /CS Signal for MAX7301/ MAX6957

J9	Description
closed	Interrupt signal from MAX7301 / MAX6957 connected to
	SSP_EXTCLK on PXA270.
open	Interrupt signal can be connected to external device.

 Table 27:
 Interrupt Signal MAX7301 / MAX6957

# 13.3 Real-Time Clock RTC-8564 (U20)

For real-time or time-driven applications, the phyCORE-PXA270 is equipped with an RTC-8564 Real-Time Clock at U20. This RTC device provides the following features:

- Serial input/output bus (I<sup>2</sup>C), address 0xA2, up to 400 kHz bus frequency
- Power consumption  $I^2C$  bus active (400 kHz): <br/>  $I^2C$  bus inactive, CLKOUT inactive: < 1  $\mu$ A
- Clock function with four year calendar
- Century bit for year 2000-compliance
- Universal timer with alarm and overflow indication
- 24-hour format
- Automatic word address incrementing
- Programmable alarm, timer and interrupt functions

If the phyCORE-PXA270 is equipped with a battery (VBAT), the Real-Time Clock runs independently of the board's power supply.

Programming the Real-Time Clock is done via the  $I^2C$  bus . The Real-Time Clock also provides an interrupt output that extends to GPIO0 on the PXA270 via Jumper J29. An interrupt occurs in case of a clock alarm, timer alarm, timer overflow and event counter alarm. An interrupt must be cleared by software. With the interrupt function, the Real-Time Clock can be utilized in various applications. *For more information on the features of the RTC-8564, refer to the corresponding Data Sheet.* 

#### Note:

After connection of the supply voltage, or after a reset, the Real-Time Clock generates **no** interrupt. The RTC must first be initialized (*see RTC Data Sheet for more information*)

# 13.4 JTAG Interface

The PXA270 provides a JTAG interface for connecting to debuggers, emulators and boundary scan. The interface has its own reset controller (U8). The JTAG interface signals extend to the module's phyCORE-connector. Furthermore, there is an on-board JTAG connector (X2) located at the edge of the module, which has the standard ARM pinout but uses a 2.0 mm pin pitch instead of 2.54 mm. The connector is not populated on the standard version of the phyCORE-PXA270. You can order a specific debug version of the module (denoted by the –D part number extension) or populate a 2\* 10-pin header connector at space X2. The numbering scheme is depicted on the phyCORE-PXA270. The pinout of the JTAG interface at X2 is described in the following table.

Signal	Pin 1	Row	Signal
	Α	B	
VREF	1	2	VCC
/JTAG-RESET	3	4	GND
JTAG-TDI	5	6	GND
JTAG-TMS	7	8	GND
JTAG-TCK	9	10	GND
JTAG-RTCK	11	12	GND
JTAG-TDO	13	14	GND
RESET (System)	15	16	GND
N.C.	17	18	GND
N.C.	19	20	GND

Table 28: JTAG Interface

# 14 Technical Specifications

The physical dimensions of the phyCORE-PXA270 are represented in *Figure 22*.



Figure 22: Physical Dimensions

The height of all components on the top side of the PCB is ca. 4.5 mm. The PCB itself is approximately 1.1 mm thick. The Molex connector pins are located on the underside of the PCB, oriented parallel to its two long sides. The maximum height of components on the underside of the PCB is 2 mm.

#### **Additional Technical Data:**

Parameter	Condition	Characteristics
Dimensions		72 mm x 57 mm
Weight		approximately 25 g with
		all optional components
		mounted on the circuit
		board
Storage Temp. Range		$-40^{\circ}$ C to $+90^{\circ}$ C
Operating Temp. Range:		
Extended		$-25^{\circ}$ C to $+85^{\circ}$ C
Humidity		max. 95 % r.F. non
		condensing
Operating voltages:		
Voltage 3.3V VCC		
3.0V VBAT		3.3 V ±5 %
		3.0 V
Operating Power Consumption:	(depending on	
	load)	
Voltage 3.3 V		Max. 2 watts

Table 29:Technical Data

These specifications describe the standard configuration of the phyCORE-PXA270 as of the printing of this manual.

#### Connectors on the phyCORE-PXA270:

Manufacturer	Molex
Number of pins per contact rows	160 (2 rows of 80 pins each)
Molex part number	52760-1609 (receptacle)

Two different heights are offered for the receptacle sockets that correspond to the connectors populating the underside of the phyCORE-PXA270. The given connector height indicates the distance between the two connected PCBs when the module is mounted on the corresponding carrier board. In order to get the exact spacing, the maximum component height (2 mm) on the underside of the phyCORE must be subtracted.

Component height 6 mm

Manufacturer Number of pins per contact row Molex type number Molex 160 (2 rows of 80 pins each) 55091-1609 (header)

Component height 10 mm

Manufacturer	Molex
Number of pins per contact row	160 (2 rows of 80 pins each)
Molex type number	53553-1609 (header)

Please refer to the coresponding data sheets and mechanical specifications provided by Molex (www.molex.com).

# **15** Hints for Handling the Module

#### • Modifications on the phyCORE Module

Removal of various components, such as the microcontroller and the standard quartz, is not advisable given the compact nature of the module. Should this nonetheless be necessary, please ensure that the board as well as surrounding components and sockets remain undamaged while desoldering. Overheating the board can cause the solder pads to loosen, rendering the module inoperable. Carefully heat neighboring connections in pairs. After a few alternations, components can be removed with the solder-iron tip. Alternatively, a hot air gun can be used to heat and loosen the bonds.

#### **Caution!**

If any modifications to the module are performed, regardless of their nature, the manufacturer guarantee is voided.

#### • Integrating the phyCORE-PXA270 into a Target Application

Successful integration in user target circuitry greatly depends on the adherence to the layout design rules for the GND connections of the phyCORE module. For best results we recommend using a carrier board design with a full GND layer. It is important to make sure that the GND pins that have neighboring signals which are used in the application circuitry are connected. Just for the power supply of the module at least 6 GND pins that are located right next to the VCC pins must be connected

## 16 U-Boot Boot Loader

Upon delivery of the phyCORE-PXA270 there is a boot loader (U-Boot) stored in the Flash memory. The boot loader is 128 kB in size and is stored in the Flash starting at address 0x00000000. The boot loader performs the initial PXA270 processor configuration following a reset. Configuration includes initialization of the SDRAM, the Flash and the port pins depending on their function. The boot loader subsequently starts the operating system or carries out low level commands in its own monitor such as tftpboot for loading images to the SDRAM.

### 16.1 Initializing the phyCORE-PXA270

The boot loader initializes the /CS signals of the PXA270 after reset.

/CS Signal	<b>Busb Width</b>	Usage
/CS0	32-bit	2* 16-bit Flash memory 16 to 64 MByte async /
		sync
/CS1	16-bit	Free (16-bit asynchonous ROM/RAM)
/CS2	16-bit	Free (16-bit VLIO interface)
/CS3	16-bit	Not used PSKSEL PCMCIA
/CS4	16-bit	Free (16-bit VLIO interface)
/CS5	32-bit	Ethernet Chip 32-bit VLIO interface or free
/SDCS0	32-bit	64 MByte 2*16-bit SDRAM SA1111 mode
/SDCS1	32-bit	64 MByte 2*16-bit SDRAM SA1111 mode
/SDCS2	32-bit	Free
/SDCS3	32-bit	Free

 Table 30:
 U-Boot Memory Configuration

Port	I/O	Configured as
GPIO0	Ι	GPIO 0 (INT RTC)
GPIO1	Ι	GPIO 1 (WAKE UP)
GPIO2	Ι	SYS_ENA
GPIO3	Ι	PWR_SCL
GPIO4	Ι	PWR_SDA
GPIO5	Ι	POWER_CAP0
GPIO6	Ι	POWER_CAP1
GPIO7	Ι	POWER_CAP2
GPIO8	Ι	POWER_CAP3
GPIO9	Ι	GPIO9
GPIO10	Ι	GPIO10
GPIO11	Ι	GPIO11
GPIO12	Ι	GPIO12
GPIO13	Ι	GPIO13
GPIO14	Ι	GPIO14 (L_VSYNC)
GPIO15	0	/CS1
GPIO16	0	PWM0
GPIO17	0	PWM1
GPIO18	Ι	READY input
GPIO19	Ι	GPIO19 (L_CS)
GPIO20	Ι	/SD_CS2
GPIO21	Ι	/SD_CS3
GPIO22	Ι	GPIO22
GPIO23	Ι	SCLK SPI clock
GPIO24	Ι	SFRM SPI frame signal
GPIO25	0	SPI TxD transmit line
GPIO26	Ι	SPI RxD receive line
GPIO27	Ι	SPI EXTCLK external master clock
GPIO28	0	AC97 BitCLK
GPIO29	Ι	AC97 SDATA_IN0
GPIO30	0	AC97 SDATA_OUT
GPIO31	0	AC97 SYNC
GPIO32	Ι	MMC_CLK
GPIO33	0	/CS5
GPIO34	Ι	FF-UART RxD
GPIO35	Ι	FF-UART CTS
GPIO36	Ι	FF-UART DCD
GPIO37	Ι	FF-UART DSR
GPIO38	Ι	FF-UART RI
GPIO39	0	FF-UART TxD

The GPIO port initialization is listed in the following table.

Table 31:Port Configuration GPIO0-39

Port	I/O	Configured as
GPIO40	0	FF-UART DTR
GPIO41	0	FF-UART RTS
GPIO42	Ι	BT-UART RxD
GPIO43	0	BT-UART TxD
GPIO44	Ι	BT-UART CTS
GPIO45	0	BT-UART RTS
GPIO46	Ι	STD-UART RxD
GPIO47	0	STD-UART TxD
GPIO48	0	/POE PCMCIA
GPIO49	0	/PWE PCMCIA
GPIO50	0	/PIOR PCMCIA
GPIO51	0	/PIOW PCMCIA
GPIO52	0	GPIO52 (INT ETHERNET)
GPIO53	Ι	GPIO53
GPIO54	0	/PCE_2
GPIO55	0	/PREG PCMCIA
GPIO56	Ι	/PWAIT PCMCIA
GPIO57	Ι	/IOIS16 PCMCIA
GPIO58	0	LDD0, data bus to LCD display
GPIO59	0	LDD1, data bus to LCD display
GPIO60	0	LDD2, data bus to LCD display
GPIO61	0	LDD3, data bus to LCD display
GPIO62	0	LDD4, data bus to LCD display
GPIO63	0	LDD5, data bus to LCD display
GPIO64	0	LDD6, data bus to LCD display
GPIO65	0	LDD7, data bus to LCD display
GPIO66	0	LDD8, data bus to LCD display
GPIO67	0	LDD9, data bus to LCD display
GPIO68	0	LDD10, data bus to LCD display
GPIO69	0	LDD11, data bus to LCD display
GPIO70	0	LDD12, data bus to LCD display
GPIO71	0	LDD13, data bus to LCD display
GPIO72	0	LDD14, data bus to LCD display
GPIO73	0	LDD15, data bus to LCD display
GPIO74	0	LCD_FCLK, frame clock
GPIO75	0	LCD_LCLK, line clock
GPIO76	0	LCD_PCLK, pixel clock
GPIO77	0	LCD_ACBIAS BIAS oder LCD_Enable
GPIO78	0	/CS2
GPIO79	0	/PSKSEL (/CS3)
GPIO80	0	/CS4

Table 32:Port Configuration GPIO40-80

Port	I/O	Configured as
GPIO81	Ι	GPIO 81
GPIO82	Ι	GPIO 82
GPIO83	Ι	GPIO 83
GPIO84	Ι	GPIO 84
GPIO85	0	/PCE 1
GPIO86	Ι	 GPIO86
GPIO87	Ι	GPIO87
GPIO88	Ι	GPIO88
GPIO89	Ι	GPIO89
GPIO90	Ι	GPIO90
GPIO91	Ι	GPIO91
GPIO92	I/O	MMC_DAT0
GPIO93	Ι	GPIO93
GPIO94	Ι	GPIO94
GPIO95	Ι	GPIO95
GPIO96	Ι	GPIO96
GPIO97	Ι	GPIO97
GPIO98	Ι	GPIO98
GPIO99	Ι	GPIO99
GPIO100	Ι	GPIO100
GPIO101	Ι	GPIO101
GPIO102	Ι	GPIO102
GPIO103	Ι	GPIO103
GPIO104	Ι	GPIO104
GPIO105	Ι	GPIO105
GPIO106	Ι	GPIO106
GPIO107	Ι	GPIO107
GPIO108	Ι	GPIO108
GPIO109	I/O	MMC_DAT1
GPIO110	0	MMC_DAT2_CS0
GPIO111	0	MMC_DAT3_CS1
GPIO112	I/O	MMC_CMD
GPIO113	0	AC97_RESET
GPIO114	Ι	GPIO114
GPIO115	Ι	GPIO115
GPIO116	Ι	GPIO116
GPIO117	I/O	I <sup>2</sup> C SDA
GPIO118	0	I <sup>2</sup> C SCL
GPIO119	Ι	GPIO119
GPIO120	Ι	GPIO120
GPIO121	Ι	GPIO121

Table 33:Port Configuration GPI081-121

### 16.2 Communication with U-Boot

The U-Boot boot loader communicates exclusively over FF\_UART with the user. It is required that at least the RS-232 signals RS\_TxD, RS\_RxD and GND of the phyCORE-PXA270 are connected to the PC's serial interface.

Signal on phyCORE	Signal on Host-PC
RS_TxD (Molex pin X3D23)	PC_RxD (pin 2 DB-9)
RS_RxD (Molex pin X3D22)	PC_TxD (pin 3 DB-9)
GND (e.g. Molex pin X3D24)	PC_GND (pin 5 DB-9)

 Table 34:
 RS-232 Connection to Host-PC

A terminal program such as HyperTerminal (Windows) or miniCOM (Linux) can be used to display the output message of the U-Boot boot loader on the host-PC. The interface settings should be as follows.

- 115200 baud
- 8 data bits
- No priority
- 1 stop bit

Please note that the U-Boot boot loader only works line by line.

### **16.3 V Important U-Boot Commands**

The U-Boot boot loader provides a large number of commands that are available to the user. These are constantly being expanded and can be freely configured as well. Below are a few important commands of the U-Boot to get familiar.

### • help

Lists all commands that are contained in the current U-Boot version and that have been configured.

help

### • Erase

Erases a sector in the Flash. The boot loader is protected against accidental erasure by software. The following example erases the memory area of a Linux image.

erase 4000 1FFFF

### • tftpboot

With this command an image can be loaded to the phyCORE from the >\tftpboot directory (FTP must be running). The following example stores a binary image with the name "phyImage" starting at address 0xA2000000 in the SDRAM.

tftpboot a3000000 phyImage

### • cp

This is a copy command that can write to the Flash as well. In this example the phyImage (*see tftpboot*) can be copied from the SDRAM to the Flash.

cp.b a3000000 40000 1FFFFF

#### • bootm

This command loads an image from the Flash starting at address 0x00040000 (e.g. Linux) to the SDRAM and starts it there.

Bootm 40000

#### • printenv

This command returns the configuration data which was loaded from the I<sup>2</sup>C EEPROM to the SDRAM.

printenv

#### • setenv

This command writes a new configuration line to the SDRAM. In the example the IP address of the PC is set, from which the tftpboot acquires its image.

setenv serverip 192.168.0.1

#### • saveenv

This command writes the configuration data from the SDRAM to the I<sup>2</sup>C EEPROM. Thus the modifications are still present after power-off.

saveenv

# **17 Revision History**

Date	Version numbers	Changes in this manual
01-June-2005	Manual L-667e_0 PCM-027 PCB# 1235.0	Preliminary edition.
14-March-2006	Manual L-667e_1 PCM-027 PCB# 1235.2	First release edition. Sections added for DeepSleep mode and reset configuration. Minor changes in Molex pinout supporting new functions. SDRAM supply options revised.
30-Aug-2006	Manual L-667e_2 PCM-027 PCB# 1235.2	<i>Figure 22</i> replaced. "MMC Card" amended to "MMC/SD Card"

# Index

/	
/CS0	0
1	
10/100 Mbps Ethernet 3	6
A	
AC97	9

#### B

Bluetooth UART	. 47
Boot Loader	. 58
BOOT_SEL	. 30
Boot-ROM	. 30
BT-UART	. 47
BUSY LED	. 41

# С

CAN Controller 40	)
-------------------	---

### D

Deep-Sleep	Mode	28
------------	------	----

#### E

EMC	. 1
ESD	. 1

#### F

Features	
FF-UART	47
Flash	30, 34
Full Function UART	

### G

GND Connection	57
GPIO	50
GPIO Expander	50
GPIO21	41

GPIO22	41
H	
Hints for Handling the Mo HW-UART	odule57 48
Ι	
I <sup>2</sup> C Bus I <sup>2</sup> C EEPROM I <sup>2</sup> C Interface Introduction	
J	
J1	21, 22
J10	22, 44
J11	22, 44
J15	23, 30
J16	23
J17	23
J18	23
J2	21, 29
J20	23

J2	
J20	
J21	
J22	
J23	
J26	
J27	
J28	
J29	
J3	
J30	
J31	
J32	
J4	
J5	
J6	
J7	
J9	
JTAG Interface	

Jumper Settings.....25

# L

LCD	43
Background Light	43
LED	41

# M

Matrix Keyboard	
MAX6957	
MAX7301	
Memory Interface	
Memory Model	
Reset	
MMC	
MMU	
MPC2515	
MultiMedia Card	45

### P

PCMCIA	
phyCORE-connector	.10,11
Pin Description	10
Pinout	
Power Management	
Power System	
Power-Off Behavior	
Power-On Behavior	
PWM	43

# R

Real-Time Clock	
Reset Behavior	
RESET Configuration	
ROM	
RS-232	47
RTC-8564	
RUN LED	41
C	

#### S

CL44
------

SDA	44
SDRAM	. 30, 32
SDRAM Bank 0	32
SDRAM Bank 1	32
Serial Interfaces	47
Serial Memory	44
SMT Connector	10
Solder jumpers	19
SPI	50
Strata Flash	34
Supply Voltage	. 26, 29
System Memory	30

# T

Technical Specifications ......54

# U

U1	47
U10	34
U11	34
U13	32
U14	32
U15	32
U16	32
U19	40
U2	50
U20	52
U4	44
U7	29
UART Modem Signals	47
U-Boot Commands	63
V	
VCC	29
	• •

VCore		
X		
X2	53	
Dokument:	phyCORE-PXA270	
--------------------------------	--	------
Dokumentnun	nmer: L-667e_3, August 2008	
How would yo	ou improve this manual?	
Did you find a	ny mistakes in this manual?	page
Submitted by: Customer numl	ber:	
Name:		
Company:		
Address:		
Return to:	PHYTEC Technologie Holding AG Robert-Koch-Str. 39 D-55129 Mainz, Germany Fax : +49 (6131) 9221-26	

Published by



© PHYTEC Meßtechnik GmbH 2008

Ordering No. L-667e\_3 Printed in Germany