

phyCORE- AT91M55800A

Debugging with JA-001 and JA-002 Application Note

Edition October 2003

© PHYTEC Technologie Holding AG 2003

Europe: Support Hotline: +49 (6131) 9221-31 • <http://www.phytec.de>

North America: Support Hotline: + 1-800-278-9913 • <http://www.phytec.com>

LAN-019e_2

Application Note

In this manual are descriptions for copyrighted products that are not explicitly indicated as such. The absence of the trademark (™) and copyright (©) symbols does not imply that a product is not protected. Additionally, registered patents and trademarks are similarly not expressly indicated in this manual.

The information in this document has been carefully checked and is believed to be entirely reliable. However, PHYTEC Meßtechnik GmbH assumes no responsibility for any inaccuracies. PHYTEC Meßtechnik GmbH neither gives any guarantee nor accepts any liability whatsoever for consequential damages resulting from the use of this manual or its associated product. PHYTEC Meßtechnik GmbH reserves the right to alter the information contained herein without prior notification and accepts no responsibility for any damages which might result.

Additionally, PHYTEC Meßtechnik GmbH offers no guarantee nor accepts any liability for damages arising from the improper usage or improper installation of the hardware or software. PHYTEC Meßtechnik GmbH further reserves the right to alter the layout and/or design of the hardware without prior notification and accepts no liability for doing so.

© Copyright 2003 PHYTEC Meßtechnik GmbH, D-55129 Mainz.

Rights - including those of translation, reprint, broadcast, photomechanical or similar reproduction and storage or processing in computer systems, in whole or in part - are reserved. No reproduction may occur without the express written consent from PHYTEC Meßtechnik GmbH.

	EUROPE	NORTH AMERICA
Address:	PHYTEC Technologie Holding AG Robert-Koch-Str. 39 D-55129 Mainz GERMANY	PHYTEC America LLC 203 Parfitt Way SW, Suite G100 Bainbridge Island, WA 98110 USA
Ordering Information:	+49 (800) 0749832 order@phytec.de	1 (800) 278-9913 sales@phytec.com
Technical Support:	+49 (6131) 9221-31 support@phytec.de	1 (800) 278-9913 support@phytec.com
Fax:	+49 (6131) 9221-33	1 (206) 780-9135
Web Site:	http://www.phytec.de	http://www.phytec.com

© PHYTEC Technologie Holding AG 2003

Europe: Support Hotline: +49 (6131) 9221-31 ● <http://www.phytec.de>

North America: Support Hotline: + 1-800-278-9913 ● <http://www.phytec.com>

1	Overview of the JTAG-Adapter JA-001	1
2	Overview of the JTAG-Emulator Adapter JA-002.....	3
3	Debugging with the phyCORE-AT91M55800A	5
3.1	Debugging with JA-001, JA-002 and GDB GNU Debugger	5
3.2	Debugging with JA-002 and Signum JTAGjet Emulator.....	11
3.3	Debugging with JA-002 and Commercially Available ARM Emulators.....	12

Index of Figures

Figure 1:	JTAG-Adapter JA-001.....	1
Figure 2:	JTAG-Emulator Adapter JA-002.....	3
Figure 3:	phyCORE-AT91M55800A with JA-001 and JA-002 for Debugging with GDB GNU Debugger	6
Figure 4:	Settings in the "File->Target Settings" Menu of the GDB Tool	7
Figure 5:	Speed Configuration in the "Console Window"	8
Figure 6:	Loaded Executable with and without Source Code.....	9
Figure 7:	Ready-to-use Executable in Source and Assembly Version after Successful Download	10
Figure 8:	Debugging with phyCORE-AT91M55800A, JA-002 and Signum JTAGJet.....	11

Index of Tables

Table 1:	Jumper JP1 and JP2 Configuration Options	4
Table 2:	Jumper JP1 and JP2 Configuration for Use with the Signum JTAGJet.....	12

1 Overview of the JTAG-Adapter JA-001

The JTAG-Adapter JA-001 represents a simple level converter device that translates the JTAG signals from the phyCORE-AT91M55800A Single Board Computer (SBC) to applicable signal levels on the host-PC.

The pin assignment on the host-PC's parallel port depends on the DLL that is used for debugging. The JTAG-Adapter JA-001 has been designed to support debugging with the GDB GNU Debugger.

The JTAG connector (X2) pin assignment on the phyCORE-AT91M55800A is based on the standard defined for ARM modules.




Figure 1: JTAG-Adapter JA-001

2 Overview of the JTAG-Emulator Adapter JA-002

The JTAG-Emulator Adapter JA-002 allows for easy connection of the JTAG interface on the phyCORE-AT91M55800A to standard JTAG emulator or debugger hardware provided by third party tool vendors.

The JTAG connector X2 on the phyCORE-AT91M55800A has been designed in a 2 mm pin spacing. Hence the module-side of the JA-002 adapter provides a 2 mm socket enabling direct connection to X2 on the module.

On the host-side, the JTAG-Emulator Adapter JA-002 features two pin header rows in 2.54 mm spacing that allow for connection to commercially available emulator hardware.




Figure 2: JTAG-Emulator Adapter JA-002

Two insertable jumper blocks are provided on the JTAG-Emulator Adapter JA-002 that enable configuration of certain JTAG signals according to the specification of the connected emulator. With applicable jumper settings the JTAG signals from the phyCORE-AT91M55800A can be adjusted to meet the requirements of the third party emulator hardware.

Table 1 shows applicable configuration options for JP1 and JP2.

JP1	1 + 2*	Signal /JTAGMODE to activate the Boundary Scan mode of the phyCORE-AT91M55800A, connected with pin 19 on the standard ARM connector
	3 + 4*	Signal /BSCAN to activate the CPU Tristate mode and for programming the PLD on the phyCORE-AT91M55800A, connected with pin 17 on the standard ARM connector
	1 + 3	Not allowed!
	2 + 4	Not allowed!
JP2	1 + 2*	Pin 11 of the 2mm plug connected with pin 11 on the standard ARM connector
	3 + 4*	VCC from the connected phyCORE module connected with pin 2 on the standard ARM connector
	1 + 3	Not allowed!
	2 + 4	Not allowed!

* : If these functions are not supported by the applicable emulator, the corresponding jumpers must remain open.

Table 1: Jumper JP1 and JP2 Configuration Options

3 Debugging with the phyCORE-AT91M55800A

Due to the different emulator and debugger types, a variety of hardware connections are necessary for debugging source code on the phyCORE-AT91M55800A. The following sections provide a brief overview of possibilities for debugging with the JA-001 and JA-002 adapters provided by PHYTEC.

Debugging with the phyCORE-AT91M55800A requires the correct configuration of the module in question, which must be present with the option PCM-014-x..x-D.

3.1 Debugging with JA-001, JA-002 and GDB GNU Debugger

Initial software development steps for the phyCORE-AT91M55800A can be easily accomplished using the following tools:

- JA-001 and JA-002 adapters
- parallel DB-25 cable
- free parallel port on the host-PC
- GDB GNU Debugger installed on the host-PC

Figure 3 shows the connection of the individual components listed above for debugging source code on the phyCORE-AT91M55800A in conjunction with the GNU environment.




Figure 3: *phyCORE-AT91M55800A with JA-001 and JA-002 for Debugging with GDB GNU Debugger*

After connecting the phyCORE-AT91M55800A to your host-PC using the setup as described in *Figure 3* you can start debugging your source code. First start the GDB Debugger on your host-PC and select the settings as shown below:

- 1) Select the "*File->Target Settings*" menu and enter the applicable DLL that is used to control the parallel port using the "*Target*" pull-down menu. Choose the "*OCD Wiggler*" to enable proper configuration of the JA-001 in conjunction with the GDB GNU Debugger.
- 2) The configuration menu "*More Options*" can be used to specify a configuration file that, when executed, pre-configures additional controller and hardware-specific settings. Using such a configuration file saves additional controller configuration steps when downloading the actual application program. The applicable configuration file for the phyCORE-AT91M55800A is included on the Tool CD-ROM accompanying the Rapid Development Kit.

Figure 4 shows the necessary tool settings in the "File->Target Settings" menu.




Figure 4: Settings in the "File->Target Settings" Menu of the GDB Tool

Once the settings within the "Target Settings" menu have been made and confirmed with *OK*, the speed of the parallel port needs to be adjusted depending on the host-PC's properties. For host-PC's with processors running at a clock frequency up to 200 MHz, no additional settings are required for the parallel port speed. If the host's processing speed exceeds 200 MHz then it has to be reduced by a factor determined using the following formula:

$$\text{factor} = \text{whole number value (host clock frequency/200MHz)}.$$

If no contact to the phyCORE-AT91M55800A can be established after setting the parallel port speed, then the factor can be increased as necessary. The calculated factor can be set in the "Console Window".


The "Console Window" can be accessed by clicking on the  icon. Figure 5 shows the command entered in the "Console Window" which must be confirmed by pressing the "Enter" key.



Figure 5: Speed Configuration in the "Console Window"

As the final step, the executable file (*.elf) can be loaded. If the Debugger can locate the correct pathway to the applicable source files, the source code is displayed in the debug window. If the Debugger is not able to locate the source files it will automatically show the assembly version of the files. The following example describes and uses the *Blinky* demo provided on the Tool-CD-ROM.

```

18 /*****
19
20
21 /* Includes */
22 #include "parts/m55800/m55800.h"
23 #include "parts/m55800/reg_m55800.h"
24
25 int main(void)
26 {
27     unsigned long x;
28
29     PIOA_PER = 0x01;
30     PIOA_OER = 0x01;
31
32     while(1)
33     {
34         PIOA_CODR = 0x01;
35         for(x=0;x<100000;x++);
36         PIOA_SODR = 0x01;
37         for(x=0;x<100000;x++);
38     }
39 }
40 }
41

```

```

- 0x400015c <main>:      mov     r12, sp
- 0x4000160 <main+4>:    stmdb  sp!, {r11, r12, lr, pc}
- 0x4000164 <main+8>:    sub     r11, r12, #4 ; 0x4
- 0x4000168 <main+12>:   sub     sp, sp, #4 ; 0x4
- 0x400016c <main+16>:   b1     0x4000120 <gccmain>
- 0x4000170 <main+20>:   mov     r3, #-1342177280 ; 0xb0000000
- 0x4000174 <main+24>:   mov     r3, r3, asr #14
- 0x4000178 <main+28>:   mov     r2, #1 ; 0x1
- 0x400017c <main+32>:   str     r2, [r3]
- 0x4000180 <main+36>:   mov     r3, #-1342177280 ; 0xb0000000
- 0x4000184 <main+40>:   mov     r3, r3, asr #14
- 0x4000188 <main+44>:   mov     r2, #1 ; 0x1
- 0x400018c <main+48>:   str     r2, [r3, #16]
- 0x4000190 <main+52>:   b      0x4000198 <main+60>
- 0x4000194 <main+56>:   b      0x4000224 <main+200>
- 0x4000198 <main+60>:   mov     r3, #-1342177280 ; 0xb0000000
- 0x400019c <main+64>:   mov     r3, r3, asr #14
- 0x40001a0 <main+68>:   mov     r2, #1 ; 0x1
- 0x40001a4 <main+72>:   str     r2, [r3, #52]
- 0x40001a8 <main+76>:   mov     r3, #0 ; 0x0
- 0x40001ac <main+80>:   str     r3, [r11, #-#16]
- 0x40001b0 <main+84>:   ldr     r3, [r11, #-#16]
- 0x40001b4 <main+88>:   mov     r2, #99328 ; 0x18400
- 0x40001b8 <main+92>:   add     r2, r2, #668 ; 0x29c
- 0x40001bc <main+96>:   add     r2, r2, #3 ; 0x3
- 0x40001c0 <main+100>:  cmp     r3, r2
- 0x40001c4 <main+104>:  bls    0x40001cc <main+112>

```

Figure 6: Loaded Executable with and without Source Code


After loading the executable in the Debug environment we can now start downloading the program to the phyCORE-AT91M55800A. Click on the "RUN"  icon to initiate program download.

Figure 7 shows the executable for the *Blinky* example in both C source and assembly version that has been loaded into the RAM on the phyCORE-AT91M55800A and which is now ready for execution.





Figure 7: Ready-to-use Executable in Source and Assembly Version after Successful Download

The C or assembly source code can now be debugged using various debug command buttons  provided by the GDB tool.

Please refer to applicable QuickStart and User Manuals provided by the tool chain vendor for further information on using all the GDB GNU Debugger features. These manuals can be found on the GNU tools CD-ROM.

3.2 Debugging with JA-002 and Signum JTAGjet Emulator

Standard emulators and their debuggers can be used for debugging the source code on the phyCORE-AT91M55800A. One example of such an emulator solution, provided by third party tool vendors, is the JTAGjet emulator from Signum Systems (<http://www.signum.com/>) and its Chameleon PC Debugger environment. The JTAGjet emulator represents a complete debug system for debugging ARM7-based microcontroller systems. *Figure 8* shows the JTAGjet emulator with all necessary cable connections to the phyCORE-AT91M55800A in conjunction with the JTAG-Emulator Adapter JA-002.




Figure 8: Debugging with phyCORE-AT91M55800A, JA-002 and Signum JTAGjet

Correct configuration of Jumpers JP1 and JP2 on the JA-002 adapter is necessary when using the Signum JTAGjet emulator to debug source code on the phyCORE-AT91M55800A. The following table shows the applicable jumper settings.

Jumper	Position	Function
JP1	open	Signals /BSCAN and /JTAGMODE are not supported by the emulator
JP2	3+4	VCC is connected to the target hardware in order to recognize the voltage level

Table 2: Jumper JP1 and JP2 Configuration for Use with the Signum JTAGJet

3.3 Debugging with JA-002 and Commercially Available ARM Emulators

For reasons of compatibility, the JTAG-Emulator Adapter JA-002 should be used with all standard emulators for debugging source code on the phyCORE-AT91M55800A. The JA-002 adapter establishes the connection between the emulator connector and the JTAG connector at X2 on the phyCORE module and enables adaptation of the required signals. Please refer to the datasheet of the emulator being used and the description in *Table 1* for correct configuration of Jumpers JP1 and JP2.

Document: phyCORE-AT91M55800A – Debugging with JA-001
and JA-002 – Application Note
Document number: LAN-019e_2, October 2003

How would you improve this manual?

Did you find any mistakes in this manual? page

Submitted by:

Customer number: _____

Name: _____

Company: _____

Address: _____

Return to:

PHYTEC Technologie Holding AG
Postfach 100403
D-55135 Mainz, Germany
Fax : +49 (6131) 9221-33

Published by

PHYTEC

© PHYTEC Technologie Holding AG 2003

Europe: Support Hotline: +49 (6131) 9221-31 ● <http://www.phytec.de>

North America: Support Hotline: + 1-800-278-9913 ● <http://www.phytec.com>

LAN-019e_2